- Today
- Holidays
- Birthdays
- Reminders
- Cities
- Atlanta
- Austin
- Baltimore
- Berwyn
- Beverly Hills
- Birmingham
- Boston
- Brooklyn
- Buffalo
- Charlotte
- Chicago
- Cincinnati
- Cleveland
- Columbus
- Dallas
- Denver
- Detroit
- Fort Worth
- Houston
- Indianapolis
- Knoxville
- Las Vegas
- Los Angeles
- Louisville
- Madison
- Memphis
- Miami
- Milwaukee
- Minneapolis
- Nashville
- New Orleans
- New York
- Omaha
- Orlando
- Philadelphia
- Phoenix
- Pittsburgh
- Portland
- Raleigh
- Richmond
- Rutherford
- Sacramento
- Salt Lake City
- San Antonio
- San Diego
- San Francisco
- San Jose
- Seattle
- Tampa
- Tucson
- Washington
Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP
Strengthening its Comprehensive Silicon IP Offering
Published on Mar. 10, 2026
Got story updates? Submit your updates here. ›
Silvaco Group, Inc., a provider of AI-enabled TCAD and EDA solutions, announced the immediate availability of Mixel, its MIPI 'Production Ready Offerings' or Mixel MIPI 'PRO IP'. This announcement reinforces Silvaco's commitment to providing silicon-proven, high-performance connectivity solutions with outstanding customer service, building on its reputation for "Mixed-Signal Excellence."
Why it matters
The availability of the Mixel MIPI IP portfolio strengthens Silvaco's broader IP offerings with high-performance interface solutions. By combining Mixel's mixed-signal IP leadership with Silvaco's extensive IP ecosystem, Silvaco is advancing a larger strategy to lead the semiconductor IP market by expanding IP coverage at the most advanced process nodes and supporting a wider range of high-growth applications.
The details
The Mixel MIPI IP portfolio includes MIPI PHY (MIPI D-PHY, MIPI C-PHY, and MIPI M-PHY) and multi-standard SerDes IP including MIPI C-PHY/D-PHY combo IP and LVDS/D-PHY combo IP. Mixel also announced support for the Automotive SerDes Alliance (ASA) Motion Link IP last year. Mixel's MIPI PHY IP are silicon-proven in multiple MIPI-compliant configurations including proprietary topologies such as MIPI D-PHY RX+, which allows for full-speed production testing without requiring a full D-PHY Universal configuration, resulting in a substantial reduction of 35% in area and 50% reduction in leakage power.
- Mixel was the first pure-play silicon IP provider to announce availability of the ASA Motion Link SerDes IP in 2025.
- Mixel's patented MIPI D-PHY RX+ implementation was first announced in 2015 and is in production at many of the world's largest semiconductor and system companies in mission-critical applications.
The players
Silvaco Group, Inc.
A provider of AI-enabled TCAD and EDA solutions, and SIP solutions that enable semiconductor design and digital twin modeling through AI software and innovation.
Mixel
A Silvaco company and a provider of mixed-signal IPs, offering a wide portfolio of high-performance mixed-signal connectivity IP solutions including PHYs and SerDes.
Andy Wright
Senior Vice President and General Manager of the Semiconductor IP Business Unit at Silvaco.
MIPI Alliance
The organization that owns the registered trademarks MIPI® and MIPI M-PHY®, and the trademarks MIPI C-PHY™ and MIPI D-PHY™.
Automotive SerDes Alliance (ASA)
The organization formed to standardize long reach, asymmetric SerDes connectivity for automotive applications.
What they’re saying
“I am excited to announce the immediate global availability of our world-class production ready MIPI solutions.”
— Andy Wright, Senior Vice President and General Manager of the Semiconductor IP Business Unit at Silvaco
The takeaway
Silvaco's acquisition of Mixel and the availability of its production-ready MIPI PHY IP strengthens Silvaco's position as a leading provider of comprehensive silicon IP solutions, enabling semiconductor companies to access high-performance connectivity IP at advanced process nodes across a wide range of high-growth applications.
San Jose top stories
San Jose events
Mar. 11, 2026
Alex Quiroz and Ivan Mendoza Stand-UpMar. 11, 2026
San Jose Barracuda vs. San Diego GullsMar. 12, 2026
Phil Hanley




